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Abstract—This paper presents the first experimental inves-
tigation and physical discussion of the cryogenic behavior of
a commercial 28 nm bulk CMOS technology. Here we extract
the fundamental physical parameters of this technology at 300,
77 and 4.2 K based on DC measurement results. The extracted
values are then used to demonstrate the impact of cryogenic
temperatures on the essential analog design parameters. We
find that the simplified charge-based EKV model can accurately
predict the cryogenic behavior. This represents a main step to-
wards the design of analog/RF circuits integrated in an advanced
bulk CMOS process and operating at cryogenic temperature for
quantum computing control systems.
I. INTRODUCTION
Quantum computing promises a rapid enhancement of the
available computational power for selected algorithms while
transistor scaling is slowing down. Not long ago, it has been
proposed that quantum bits (“qubits”) can be implemented
in the electron spins in silicon [1] and in conformity with
industry-standard CMOS technology [2]. This triggered grow-
ing interest in the co-integration of the qubits and their control
system, requiring the development of dedicated analog/RF
CMOS electronics for the initialization, manipulation and
read-out of the qubits [3]. However, the theoretical exponential
increase of the computational power is only accessible if
the qubits’ entangled superpositions can be preserved during
computation. This is achieved in practice by operating the
qubits at deep cryogenic temperature (mK-range), which re-
duces the thermal noise. In a co-integrated system also the
control system operates at cryogenic temperature, which can
further reduce the thermal noise by removing the need for
direct interconnections from a room temperature (RT) control
system to the qubits. In [2] the silicon qubits are implemented
on silicon oxide and operate at mK-temperature. Nonetheless,
the exact operating conditions of the control system are still
unclear to date. For instance, a 3D-integrated system with
a temperature gradient from top to bottom [3, Fig. 13],
where the control system is at a higher cryogenic temperature
(e.g. 77 K, 4.2 K) than the qubits, may be a better solution in
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TABLE I
MEASURED DEVICES (28 NM BULK CMOS PROCESS)
Symbol Type W/L
l nMOS 3µm / 1µm
s pMOS 3µm / 1µm
n nMOS 1µm / 90 nm
t nMOS 3µm / 28 nm
u nMOS 300 nm / 28 nm
terms of analog performance, heat removal or various non-
thermal noise sources. In a later stage, co-integration also has
the advantage of scalability to large qubit arrays. Compact
transistor models extended to cryogenic temperatures will then
be a must to increase the chance of first silicon right quantum
computing systems. As we will bring forward as the key
finding of this work, the simplified charge-based EKV model
presents an interesting first step towards the development of
such a cryogenic compact model for advanced technology
nodes.
II. CRYOGENIC CMOS ELECTRONICS
The control system involves the following analog/RF build-
ing blocks, which are to be designed in cryogenic CMOS
electronics (“cryo-CMOS”): multiplexers to control multiple
qubits at once, low-noise amplifiers and oscillators. For the
design of these building blocks, the advanced technology
nodes (below 100 nm) are the most important because of their
potential for co-integration, low bias operation and very high
transit frequency Ft, reaching several hundreds of GHz even
at RT. This high Ft can be traded with power consumption
by shifting the bias point to weak inversion, where Ft reaches
tens of GHz, which is still high enough for qubit manipulation
and read-out [2]. On top of that, at cryogenic temperatures we
expect to have an additional increase in Ft in weak inversion,
allowing for even more current savings.
Previous research shows cryogenic measurement results
for the following advanced technology nodes: a 40 nm bulk
CMOS process at liquid helium temperature (4.2 K) [3]
and a 28 nm FDSOI process at liquid nitrogen temperature
(77 K) [4]. In this work, based on cryogenic measurement re-
sults of a 28 nm bulk CMOS technology at 77 K and 4.2 K, we
quantify the impact of cryogenic temperature on the essential
analog design parameters, namely i) the transconductance Gm
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Fig. 1. Cryogenic measurements on a 28 nm bulk CMOS technology, a) Au-wire bonded sample chip glued to a standard PCB, before covering with a globtop,
b)-f) Measured transfer characteristics at 300, 77 and 4.2 K in saturation (VDB = 0.9 V). In all measurements the gate voltage is referred to the bulk (VGB)
and swept from 0.2 V to 0.9 V with a step size of 1 mV. Marker symbols refer to the device type (as shown in table I). Colors indicate the temperature, red:
room temperature (300 K), green: liquid nitrogen temperature (77 K) and blue: liquid helium temperature (4.2 K).
and transconductance efficiency Gm/ID used for low power
analog design; ii) the intrinsic gain Gm/Gds, important for
amplifying the weak signals coming from the qubits, and
iii) the transit frequency Ft. This will allow to design low
power analog/RF control building blocks that work properly
at cryogenic temperature and have a minimal effect on the
qubits.
III. CRYOGENIC MEASUREMENTS
A. Measurement Set-up
The measurements were conducted on the devices presented
in Table I, fabricated in a 28 nm bulk CMOS process [5], [6].
The sample chips were first wire bonded to standard PCBs
using Au-wire bonds (Fig. 1a) and then covered with a glob-
top. The PCBs were immersed into liquid nitrogen (77 K)
and liquid helium (4.2 K) by means of a dipstick. The results
were acquired with a Keysight B1500A semiconductor device
parameter analyzer. Using this set-up, we measured transfer
characteristics in the linear (VDB = 10 mV) and the saturation
regions (VDB = 0.9 V), as well as output characteristics for
different gate voltages.
B. Measurement Results and Discussion
Figs. 1b-f show the measured transfer characteristics in
saturation for the devices in Table I. Clearly, the subthreshold
swing SS, defined as nUT ln 10 [mV/dec] with UT , kT/q
the thermal voltage, decreases drastically at 77 K and 4.2 K for
all devices. The slope factor n expresses the deviation of the
SS from the asymptote corresponding to an ideal device with
n= 1. As illustrated in Fig. 2a, the SS decreases to 11 mV/dec
at 4.2 K (−85 %) for long channel nMOS (L= 1µm), although
this decrease is less than the expected value from the ideal
case corresponding to ≈ 0.8 mV/dec, pointing out the much
higher slope factor n than unity at 4.2 K. This is attributed to
the incomplete dopant ionization at cryogenic temperatures. In
short channel nMOS (L= 28 nm), the SS reaches 28 mV/dec
(−68 %). The on-state current decreases at 77 K and 4.2 K
for the short devices, while it increases for the long devices
(Fig. 2b). This can be explained from the expression of the
(electron) current density Jn = qnµnE + qDn∇n with Dn =
µnUT . At low bias, Jn is proportional to the temperature
and field-assisted ionization is weak, whereas at high bias the
current density increases with decreasing temperature through
the mobility and field-assisted ionization is strong in the
channel [8]. Additionally, the threshold voltage Vth shifts to
higher voltages at 77 K and 4.2 K due to incomplete ionization.
Indeed, a higher voltage is needed to attract sufficient charges
to the surface to create the inversion layer. The shift in
threshold voltage ∆Vth with respect to RT in Fig. 2c was
extracted from the transconductance in saturation and shows
a significant increase in the order of 0.1 V. It should be noted
that the maximum threshold voltage variation is observed in
long channel pMOS devices (∆Vth = 0.2 V). Moreover, relying
on the Y -function method [7] the low-field mobility (µ0) was
extracted for different gate lengths. Fig. 2d shows a significant
improvement (× 3 for nMOS, L= 1µm) at 4.2 K due to the
phonon scattering reduction, although the Coulomb scattering
is becoming dominant at low temperature. The transconduc-
tance in saturation Gm,sat improves at 4.2 K (× 1.3 for nMOS,
W/L=3µm/ 28 nm). Fig. 2f shows that at 77 K the slope factor
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Fig. 2. Extraction of the fundamental physical and technology parameters at 300, 77 and 4.2 K, a) Subthreshold swing versus temperature. The results at
4.2 K show a strong deviation from the theoretical trend (UT ln 10), which is expressed by an increase in the slope factor n, b) On-state current normalized
to RT, c) Shift in threshold voltage at 77 K and 4.2 K with respect to RT, extracted from the transconductance in saturation (VDB = 0.9 V) at VGB = 0.9 V,
d) Low field mobility versus temperature, extracted using the Y -function method [7], e) Transconductance in saturation versus temperature, f) Slope factor
versus temperature.
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Fig. 3. Transfer characteristics: measured (markers) and modeled (solid lines) with the simplified EKV long/short channel model for a) nMOS W/L= 3
µm / 1µm at RT and 4.2 K, b) pMOS W/L= 3 µm / 1µm at RT, 77 K and 4.2 K and c) nMOS W/L= 3µm / 28 nm at RT and 4.2 K. For each curve, the
extracted model parameters are shown.
n remains close to the value at RT, e.g. 1.6 compared to 1.47
for nMOS W/L=300 nm/ 28 nm. This slight increase at 77 K
was also observed in [9]. Here we report for the first time on
the strong increase of n at 4.2 K (Fig. 2f), which was evident
from the extracted values of the SS in Fig 2a. The extraction
procedure of the slope factor is demonstrated in Fig. 4a at
300 K and 4.2 K. For n = 33 (nMOS, W/L=3µm/ 28 nm), the
modified theoretical trend nUT ln 10 indicates a value of 27.5
mV/dec, in accordance with the measured value in Fig. 2a.
IV. CRYOGENIC ANALOG DESIGN PARAMETERS
To extract the analog design parameters, we use the sim-
plified and normalized EKV model, described in detail in
[10]. This model captures all the changes of the temperature
reduction to cryogenic temperatures in only four parameters.
The long channel model relies on three model parameters,
i.e. the slope factor n, the threshold voltage VT0 and the
specific current (Ispec = IspecW/L = 2(W/L)nµCoxU2T ).
The current is normalized to Ispec to obtain the inversion
coefficient IC , ID,sat/Ispec. Initial guesses for the model
parameters can be estimated from the extracted values. The
short channel model also adds the saturation length Lsat as
a fourth model parameter, indicating the part of the channel
in full velocity saturation. As shown in Fig. 3, both the RT
and cryogenic measurements can be accurately predicted by
the proposed model for long (Figs. 3a-b) and short (Fig. 3c)
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devices. It is worth mentioning that the model parameters ob-
tained here confirm the extracted results from Figs. 2c and 2f.
Furthermore, Ispec decreases by one order of magnitude
from RT to 4.2 K due to its quadratic dependency on UT
in the model, which is explained physically by incomplete
ionization. In Figs. 4b-f the impact of cryogenic temperatures
on the essential analog design parameters is analyzed. The
transconductance efficiency GmnUT /ID in Fig. 4b and the
normalized transconductance at the source gms = nGm/Gspec
with Gspec = Ispec/UT in Fig. 4c, both show a lower impact
of velocity saturation at 4.2 K in strong inversion (IC > 10).
The saturation length Lsat is reduced from 6 nm at RT to
3 nm at 4.2 K (L= 28 nm). As can be seen in the output
characteristics plotted in Fig. 4d for long channel and in
Fig. 4e for short channel, the output conductance Gds remains
practically constant with respect to temperature. This results
in an increased intrinsic gain Gm/Gds at 77 K (× 1.2) and
4.2 K (× 1.3, for nMOS, W/L=300 nm/ 28 nm), which is
promising for cryogenic amplifier design (Fig. 4f). Assuming
the capacitances do not change significantly going down in
temperature [11], the transit frequency Ft follows the increase
in the transconductance shown in Fig. 2e. This increase can
be traded-off for a lower power consumption, which is also
beneficial in terms of heat dissipation from the control system
to the qubits. The current saved at cryogenic temperature to
reach the same Ft as at RT, can be evaluated in weak inversion
as
ID
ID0
=
n
n0
· Tcryo[K]
300
,
where n0 and ID0 are the RT-values. Ideally, if n would
stay the same at RT as at 4.2 K, the current reduction factor
would be 71. Unfortunately, due to the strong increase of
n at 4.2 K mentioned above, the current reduction is only
5.2 for W/L= 300 nm / 28 nm (n = 20), and even 3.2 for
W/L= 3µm / 28 nm (n = 33) due to lower electrostatic control
of wider channels. Since the change of n at 77 K is only minor
(typically 1.6), the current reduction at 77 K is a factor of
3.6. In other terms, the n-factor mitigates the expected current
savings moving from 77 K to 4.2 K for reaching the same Ft.
V. CONCLUSION
This work presents the influence of cryogenic temperature
on a 28 nm bulk CMOS technology for quantum computing
control systems. Starting from a detailed analysis of the phys-
ical device properties at cryogenic temperatures, encouraging
trends in the essential analog design parameters are obtained,
although the strong increase in the slope factor at 4.2 K
mitigates the expected current savings. The proposed analysis
demonstrates, by means of the simplified EKV model, that
the cryogenic behavior in advanced CMOS can be accurately
predicted. This represents an interesting solution for further
implementation in cryogenic compact models for silicon-based
quantum computing systems.
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